Part Number Hot Search : 
EP110 200CA HMC26307 C2510 BAS7006 A5800 ZC1210U SZ6A39
Product Description
Full Text Search
 

To Download STV2145 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 STV2145
I2C BUS CONTROLLED EAST-WEST AND VERTICAL INTERFACE
. . . . . . .
INTEGRATED VERTICAL SAWTOOTH GENERATOR WITH AMPLITUDE CONTROL LOOP (50Hz - 60Hz) INTERLACE MODE INTRINSICALLY CONTROLLED BY STV2118A VERTICAL SIZE CORRECTION (BREATHING) TO ADAPT DEFLECTION SENSITIVITY TO THE CURRENT BEAM (HIGH VOLTAGE VARIATION) BUS ADJUSTED VERTICAL PARAMETERS : VERTICAL AMPLITUDE, VERTICAL POSITION AND S-CORRECTION EAST-WEST FUNCTION GENERATOR WITH INTEGRATED ERROR AMPLIFIER (THUS, ONLY 1 EXTERNAL POWER DARLINGTON IS NECESSARY FOR EW-FUNCTION) BUS CONTROLLED EAST-WEST FUNCTIONS : EW-AMPLITUDE, HORIZONTAL WIDTH, EW-TILT AND EW-SHAPE (CORNER CORRECTION) OVERSIZE BLANKING (VERTICAL AND HORIZONTAL) WHICH PERMIT ZOOM AND SUBTITLE FACILITIES FOR 4/3 AND 16/9 CRTs
DESCRIPTION The STV2145 is an I2C bus processor containing the vertical deflection East-West functions and oversize blanking. This circuit is foreseen as ADDON for the Video Chroma Processor STV2118A to permit 110 CRT applications covering standard 4/3 screen format and new 16/9 format with zoom and subtitle facilities. STV2145 has been designed to drive a standard TDA8172/8177 vertical booster and an external transistor for East-West.
DIP16 (Plastic Package) ORDER CODE : STV2145
PIN CONNECTIONS
I2C BUS SERIAL CLOCK I C BUS SERIAL DATA VERTICAL RETRACE PULSE (FROM STV2118A) REGULATOR OUTPUT FOR SERIES TRANSISTOR REGULATED VOLTAGE SUPPLY
2
SCL SDA VRET REG V CC LPF
1 2 3 4 5 6 7 8
16 15 14 13 12 11 10 9
SENSM SENSP FROUT EWOUT EWIN OBLK HFLY BREATH
RESISTOR BRIDGE DIFFERENTIAL INPUT FRAME OUTPUT ERROR SIGNAL EAST-WEST ERROR AMPLIFIER OUTPUT EAST-WEST ERROR AMPLIFIER INPUT OPEN COLLECTOR BLANKING SIGNAL HORIZONTAL FLYBACK INPUT (CURRENT INPUT) VERTICAL SIZE MODULATION
2145-01.EPS
LOOP FILTER FOR 2H-PLL
VERTICAL AGC CAPACITOR CVERT GROUND
GND
April 1996
1/17
STV2145
PIN DESCRIPTION
Pin N 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Name SCL SDA VRET REG VCC LPF CVERT GND BREATH HFLY OBLK EWIN EWOUT FROUT SENSP SENSM Function Serial Clock for I C Bus Serial Data for I C Bus Vertical Reset Input Control Pin for Regulator Supply Voltage Scanning Loop Filter for PLL Vertical AGC Capacitor Ground Breathing Input Horizontal Flyback Input Oversize Blanking Signal East-West Input East-West Output Output for Frame Amplifier Sense Input, Positive Sense Input, Negative
2 2
Description Data input (no pull down - capability) Data input and output (pull down - capability for acknowledge and data reply) Vertical Synchronization Signal from STV2118A Output for controlling the ext. series regulator transistor Supply voltage of scanning part, connected with external series regulator transistor Loop filter for horizontal 2 x FLINE VCO Regulation of vertical saw tooth amplitude Ground Input voltage = 1 to 7.8V = vertical size compensation Voltage input for horizontal flyback, polarity positive Oversize blanking output : - open collector output : high ohmic = blanking - low (transistor saturated) = no blanking Input of the error amplifier for the East-West modulator Output of the error amplifier for the East-West modulator (current output, biasing directly the darlington output transistor) Output of transconductance amplifier, pin has to be connected to the inverting input of the vertical power amplifier
2145-01.TBL
Input of internal resistor bridge for sensing the vertical deflection YOKE current Input of internal resistor bridge for sensing the vertical deflection YOKE current
2/17
BLOCK DIAGRAM
9V 13V 1000 F 100k VCC1 TO CRT BOARD 10nF SENSM 11 15 26V FR_OUT 14 1.5nF 16 SENSP 10nF 220nF O_BLK 5 100k VERTICAL YOKE
1k
RSENS (1)
10k
26V
BC547 or SMD typ
REG
VCC
4
HEATER WINDING (POS. FLYBACK) HORIZONTAL OVERSIZEBVLANKING VERTICAL RESISTOR BRIDGE
VOLTAGE REGULATOR
22k
10 HFLY_INR
LPF SIMPLIFIED VERTICALCOUNTDOW 50-60Hz Vertical Oversize AGC Pulse
6
3.3k V_DC
10k
4.7nF
4.7k
13V 680k 1nF AMPLITUDE MODULATOR 9 BREATH 1k 13 EW FUNCTION 12 EW_IN 3.3nF 270k TO EW MODULATOR
220nF
V_RETR VERTICAL SAWTOOTHGENERATOR AGC Capacitor VERTICAL AMPLITUDE ADJUSTMENT VERTICAL S-CORRECTION AND V-OVERSIZE
PLL FOR DOUBLE LINE-FREQUENCY
VERTICAL PULSE (FROM STV2112/16/18)
3
BCL
I2 C BUS INTERFACE
STV2145
2 SDA C_VERT 33nF 7 8 GND R4 R3 R1 R2
SCL
1
TO I2C BUS
STV2145
3/17
2145-02.EPS
STV2145
I2C BUS INFORMATION Slave Address hex 8C/8D
MSB 1 0 0 0 1 1 0 LSB R/W
Address Mapping (write mode) x = don't care bits, not used for the decoding of the subaddress.
Subaddress Binary Hex xxxxx000 xxxxx001 xxxxx010 xxxxx011 x0 or x8 x1 or x9 x2 or xA x3 or xB Data Bits MSB TEST_MODE VERTICAL OVERSIZE BLANKING 2 VERTICAL OVERSIZE BLANKING 1 V_AMPLITUDE S_CORRECTION LSB
TEST_MODE SUB_TITLE HORIZONTAL HORIZONTAL OVERSIZE OVERSIZE BLANKING 2 BLANKING 1 EW_LOW TEST_MODE
V_DC EW_AMPLITUDE EW_SHAPE EW_TILT H_WIDTH
xxxxx100 x4 or xC xxxxx101 x5 or xD xxxxx110 x6 or xE
Subaddress 0 (hex 00) : Vertical Oversize Blanking & S_CORRECTION
MSB TEST _MODE OV_BLK_VERT2 OV_BLK_VERT1 S3 S2 S1 LSB S0
TEST_MODE
:0 1
: Normal operations : Reserved for SGS-THOMSON test
OV_BLK_VERT1, : Vertical oversize blanking (register SUB_TITLE in subadress X2 or XA) OV_BLK_VERT2 (see Table 1) Table 1
Sent OV_BLK_VERT OV_BLK_VERT Frequency SUB_TITLE 2 1 (via VRET) 50Hz STANDARD 4 :3 0 0 0 60Hz 50Hz SUBTITLE Don't Care Don't Care 1 60Hz 50Hz ZOOM1 0 1 0 60Hz 50Hz ZOOM2 1 1 0 60Hz 50Hz BLANK 1 0 0 60Hz TV Mode Start of Blanking (middle of line) End of Blanking (middle of line)
No Blanking 302 259 285 239 278 234 Full Blanking 67 59 49 43 59 49
S1, S2, S3, S4 : S-CORRECTION 0000 (hex 00) : Maximal S-CORRECTION 1111 (hex 0F) : Minimal S-CORRECTION (vertical sawtooth flat)
4/17
STV2145
I2C BUS INFORMATION (continued) Subaddress 1 (hex 01) : Vertical Sawtooth Amplitude
MSB V6 V5 V4 V3 V2 V1 LSB V0
V6, V5, V4, V3, V2, V1, V0
: V_AMPLITUDE 0000000 (hex 00) : Minimal V_AMPLITUDE (0.46VPP on SENSP/SENSM) 1111111 (hex 7F) : Maximal V_AMPLITUDE (1.16VPP on SENSP/SENSM)
Subaddress 2 (hex 02) : Vertical Shift & Vertical Position
MSB TEST_MODE SUB_TITLE V4 V3 V2 V1 LSB V0
TEST_MODE SUB_TITLE
: 0 : Normal operations 1 : Reserved for SGS-THOMSON test : DC shift of vertical sawtooth 0 : Normal operations 1 : Vertical Sawtooth shifted by 90mV upwards and unsymmetrical vertical oversize blanking (if nominal amplitude = V_AMPLITUDE = hex40)
V4, V3, V2, V1, V0 : Vertical position (V_DC) 00000 (hex 00) : Minimal position (picture shifted down by -65mV on SENSP/SENSM) 11111 (hex 1F) : Maximal position (picture shifted up by +65mV on SENSP/SENSM) Subaddress 3 (hex 03) : Horizontal Oversize Blanking & EW-Amplitude
MSB OV_BLK_HOR2 OV_BLK_HOR1 E4 E3 E2 E1 LSB E0
OV_BLK_HOR1, OV_BLK_HOR2 Table 2
TV Mode STANDARD 4 :3 ZOOM1 (14:9) ZOOM2 (16:9)
: Horizontal oversize blanking (see Table 2)
OV_BLK_HOR2 0 1 1
OV_BLK_HOR1 Don't Care 0 1
Reference is Rising Edge of Positive HFLY-Back (s) Start of Blanking 0 -1.7 -3.2 End of Blanking 11.5 13.7 15.2
E4, E3, E2, E1, E0 : EW-AMPLITUDE 00000 (hex 00) : Maximal parabola amplitude = 0.74V for EW_LOW = 0 ; 0.48V for EW_LOW = 1 11111 (hex 1F) : Minimal parabola amplitude = 0.26V for EW_LOW = 0 ; 0.0V for EW_LOW = 1 Subaddress 4 (hex 04) : EW_SHAPE EW_SHAPE : 0000 (hex 00) : Maximal parabola flattening (flattened corners of parabola) 1111 (hex 0F) : Minimal parabola flattening (ideal parabola)
5/17
STV2145
I2C BUS INFORMATION (continued) Subaddress 5 (hex 05) : EW_Parabola Range Switch & East-West - Tilt Adjustment
MSB EW_LOW T4 T3 T2 T1 LSB T0
EW_LOW
: Switch for parabola amplitude range 0 : Parabola amplitude from 0.26 to 0.74V 1 : Parabola amplitude from 0 to 0.48V
T4, T3, T2, T1, T0 : East-west tilt (unsymmetry) 00000 (hex 00) : Minimal position : parabola unsymmetrical, (higher on the top of the picture) 10000 (hex 10) : Parabola symmetrical 11111 (hex 1F) : Maximal position : parabola unsymmetrical, (lower on the top of the picture) Subaddress 6 (hex 06) : Picture Width (H_WIDTH)
MSB TEST_MODE W5 W4 W3 W2 W1 LSB W0
: 0 : Normal operations 1 : Reserved for SGS-THOMSON test W5, W4, W3, W2, : H_WIDTH (picture width) W1, W0 000000 (hex 00) : Minimal position : DC_Value of parabola minimal 111111 (hex 3F) : Maximal position : DC_Value of parabola maximal Output Signals (Read Mode)
MSB PON_RESET S60/50 VCO_LOCK VERS_NBR VERS_EXT LSB
TEST_MODE
PON_RESET S60/50 VCO_LOCK VERS_NBR VERS_EXT
:1 :0 1 :0 1
: If Voltage drop has been detected (risk of data loss in latch memory) : If VRET frequency = 50Hz : If VRET frequency = 60Hz : If PLL FH2 is out of frequency or phase : If PLL FH2 has locked
: Number of actual cut (for SGS-THOMSON use) : Number of metal version (for SGS-THOMSON use)
6/17
STV2145
ABSOLUTE MAXIMUM RATINGS
Symbol VCC VSCL, VSDA VSENSP, VSENSM Toper Tstg Supply Voltage (pin 5) Separated Protection Structures to these Pins 1 and 2 No Protection Diodes to VCC in Order to Allow Half Bridge Operation (Pins 15 and 16) Operating Ambient Temperature Storage Temperature Parameter Value 9 6 20 0, +70 -55, +150 Unit V V V C C
2145-02.TBL 2145-04.TBL 2145-03.TBL
THERMAL DATA
Symbol Rth (j-a) Parameter Junction-ambient Thermal Resistance Max. Value 70 Unit
o
C/W
ELECTRICAL CHARACTERISTICS (VCC = 7.8V, T amb = 25C, unless otherwise specified)
Symbol Parameter Test Conditions Min. Typ. Max. Unit SUPPLY (Pin 5) (see Note 1) Pmax Imax Total Power Consumption Current Capability (Pin 4) Line Ripple Rejection (see Note 2) Typical power consumption Maximum current pulled down by Pin 4 External transistor, Pin 4 connected with 3.3k against Power Supply (e.g. 12V ; recommended current into REG = 1mA), VCC / Vpower External transistor, Pin 4 connected with 3.3k against Power Supply (12V), VCC / IE(regulation transistor) External regulation transistor, Pin 4 connected via 3.3k resistor against 12V 7.5 7.8 -35 0.15 15 W mA dB
Load Regulation (see Note 2) VNOM
2
1
mV/mA
Regulation Voltage
8.2
V
I C BUS (Pins 1 and 2) VTH IBUS Data Input Threshold Voltage Input Current Saturation Voltage Pull-down Current V1 and V2 = 5V Open collector of pull-down transistor at 5mA No pull-down capability. Pin 1 can't be pulled down to slow down clock SCL of microprocessor 200 kHz 1.5 2.1 2.7 40 0.5 V A V
fMax.
Maximum Toggle Frequency
TIME BASE GENERATION INTERFACES HFLY INTERFACE (Pin 10) Polarity of Horizontal Flyback Preferable heater-winding of EHTtransformer (flyback voltage positive during horizontal flyback) VBE voltage comparator Clamping voltage = VTH + VBE Input voltage exceeds positive clamping voltage Clamping voltage = VTH - VBE Input voltage smaller than negative clamping voltage -2 0 0.5 Positive
VTH VCLP ICLPP VCLP ICLPP
Notes : 1. 2.
Threshold Voltage Positive Clamp Voltage Maximum Positive Clamping Current Negative Clamping Voltage Minimum Negative Clamping Current
0.7 1.6
1.0 4
V V mA V mA
Supply voltage is regulated via external series regulator transistor. Parameter is not tested during production, but it is guaranteed by the design and qualified by means of corner lots.
7/17
STV2145
ELECTRICAL CHARACTERISTICS (continued) (VCC = 7.8V, Tamb = 25C, unless otherwise specified)
Symbol Parameter Test Conditions Min. Typ. Max. Unit TIME-BASE GENERATION INTERFACES (continued) OVERSIZE BLANKING OUTPUT (Pin 11) (see Note 3) IO VO tR, tF OBR OBL OBR OBL OBR OBL OBR OBL IOUT I Output Current Output Voltage Rise Time / Fall Time Horizontal Oversize Horizontal Oversize Horizontal Oversize Horizontal Oversize Blanking Unsymmetry Output Current Current Ratio Ratio of charging / discharging current (unsymmetry) Negative pulse, starts the vertical retrace VCC = 7.8V (threshold value derived from VCC) Input Voltage : 0V < VVRET < 7.8V 2.7 -5 VOBLK (Saturation Voltage) < 0.5V IOBLK = 5mA Output Load = 2.2k against VCC Bus register OV_BLK_HOR1,2 = (00) Bus register OV_BLK_HOR1,2 = (01) Bus register OV_BLK_HOR1,2 = (11) Bus register OV_BLK_HOR1,2 = (11) 1.45 1.5 2.95 2.9 -0.4 0 100 -0.3 0.3 1.9 1.7 3.4 3.2 0.2 2.35 1.9 3.85 3.6 0.8 10 0.4 mA V ns s s s s s s s
HORIZONTAL OVERSIZE BLANKING (Pin 11) (see Figure 1)
FH2 PHASE COMPARATOR (Pin 6) 100 1 A
VRET INTERFACE (Pin 3) Polarity of VRET VTH IIN Threshold Voltage Input Current Negative 3.0 3.3 +5 V A
VERTICAL DEFLECTION VERTICAL LOGIC (countdown circuit for vertical deflection, 50/60Hz recognition and vertical oversize blanking) Free Running Period Search Window 60Hz Oversize Blanking Disable OV_BLK_VERT1,2 = (0,0) SUB_TITLE = 0 ; there is no influence of 50 or 60Hz Mode (OBLK always low-level) SUB_TITLE = 1; values are the blanked lines Input Frequency fVRET = 50Hz Input Frequency fVRET = 60Hz Vertical Oversize Blanking Zoom 1 Mode OV_BLK_VERT1,2 = (1,0) SUB_TITLE = 0 ; values are the blanked lines Input Frequency fVRET = 50Hz Input Frequency fVRET = 60Hz OV_BLK_VERT1,2 = (1,1) SUB_TITLE = 0 ; values are the blanked lines Input Frequency fVRET = 50Hz Input Frequency fVRET = 60Hz OV_BLK_VERT1,2 = (0,1) SUB_TITLE = 0 ; there is no influence of 50 or 60Hz Mode (OBLK always high-level)
High (high impedance) : oversize blanking Low (transistor pulled to Ground) : no blanking
No V_Sync pulses (VRET) present 240
377 277
lines lines
VERTICAL OVERSIZE BLANKING (countdown circuit used also for vertical oversize blanking) (Pin 11) No Blanking
Vertical Oversize Blanking Subtitle Mode
middle of line 302 259 67 59 middle of line 285 239 49 43 middle of line 278 234 59 49
2145-05.TBL
Vertical Oversize Blanking Zoom 2 Mode
Vertical Oversize Blanking Blank Mode
Notes : 3.
Full Blanking
Open collector output, polarity positive :
8/17
STV2145
ELECTRICAL CHARACTERISTICS (continued) (VCC = 7.8V, Tamb = 25C, unless otherwise specified)
Symbol Parameter Test Conditions Min. Typ. Max. Unit VERTICAL DEFLECTION (continued) VERTICAL RAMP GENERATOR (see Figure 2) (see Note 6) Sawtooth Amplitude S_CORRECTION = 1111 VSAW Register V_AMPLITUDE Min. Value = minimum (0000000) value VPP for 190 lines difference Max. Value = maximum (1111111) value VPP for 190 lines difference Sawtooth DC-Level VMID SUB_TITLE = 0 Nom. Value Register V_DC = (10000) ; (no V-shift) Min. Value Register V_DC = (00000) ; (UP-shift) Max. Value Register V_DC = (11111) ; (DOWN-shift) V_SUBTITLE (see Note 7) SUB_TITLE Vertical DC-Shift Register SUB_TITLE = 1 (this value affects a for Subtitle Mode vertical UP-shift of about 20 lines) VERTICAL S-CORRECTION (see Figure 3) (See Notes 4 and 5) Middle Fix Point 50Hz Mode ; measurement method : difference TF MID SCOMAX - SCOMIN is measured at line 160 and 174 ; the middle line TF MID is calculated by linear interpolation (for 60Hz , the middle line shifts to line 140 ; not measured) Fix-Point 50Hz Mode Upper at line 72 Difference VFUP = SCOMAX - SCOMIN measured VFUP at line 72 if V_AMPLITUDE = (1111111) VFLOW Lower at line 262 Difference VFLOW = SCOMAX - SCOMIN measured at line 262 if V_AMPLITUDE = (1111111) VSAWMAX Maximum Correction 50Hz Mode Voltage at line 127 Difference VFUP = SCOMAX - SCOMIN measured at line 127 if V_AMPLITUDE = (1111111) at line 207 Difference VFLOW = SCOMAX - SCOMIN measured at line 207 if V_AMPLITUDE = (1111111) VERTICAL BREATHING (Pin 9) (Breathing effect BR = 100% * (VSAW - VSAWB) / VSAW ) (see Notes 4 and 5) (see Figure 4) Breathing Effect Min. Value V9 = 7.8V BR Min BRMax V9 = 1.5V measurement at line 72 and 262 Max. Value VERTICAL BRIDGE AND OUTPUT STAGE (see Figure 5) Sense Input Voltage Input Pins 16 and 15 - Differential input (see Note 2) Min. Value V14 3V Max. Value V14 5V Input Impedance Resistor value of the internal resistor-bridge (Pins 15-16) Output Current V14 = 3V, V16 and V15 > 10V IOUT (Pin 14) Output Voltage VOUT V16 > 10V (Pin 14) Min. Value Max. Value IOUT /VIN Transconductance Input voltage VIN = difference voltage between (Pin 14) Pin 16 and Pin 15
Notes : 2. 4. 5. 6. 7.
0.38 1.11
0.46 1.16
0.55 1.21
V V
55 -75 70
0 65 -65 90
75 -55 110
mV mV mV
157
167
177
line
0
20 -60
40 -40
60 -20
mV mV
0 5.3
% %
10 20 15 100
V V k A
Parameter is not tested during production, but it is guaranteed by the design and qualified by means of corner lots. Parameter is measured in EWS, with limits enlarged due to tester accuracy Vertical output signals like vertical sawtooth, breathing and S-correction can only be measured via external test circuit (see Figure 10). Voltage VSAW only indirectly measurable via application circuit in closed loop condition (voltage-drop across RSENS) for all vertical functions : see Note 5. DC-shift of internal sawtooth-voltage; thus maintenance of fix-points for EW-Parabola and S-CORRECTION
9/17
2145-06.TBL
1 5 0.5
V V mA/V
STV2145
ELECTRICAL CHARACTERISTICS (continued) (VCC = 7.8V, Tamb = 25C, unless otherwise specified)
Symbol Parameter Test Conditions Min. Typ. Max. Unit VERTICAL DEFLECTION (continued) EAST-WEST CORRECTION (Pins 13-12) (See Figure 6) Output-Current Output Voltage Range VPAR Parabola Amplitude EW_LOW = 0 Max. Value Min. Value EW_LOW = 1 Max. Value Min. Value VPAR Parabola Amplitude Ratio (EW_LOW = 0) Parabola DC VDC-MIN VDC-MAX TILT Min. Value Max. Value Parabola Unsymmetry (see Figure 8) Max. Value Min. Value Parabola Shape Deformation (see Figure 9) RMAX R MIN Max. Value Min. Value Application : Output Darlington-Transistor See Figure 7 H_WIDTH = (000000), EW_TILT = (10000), EW_SHAPE = (1111) EW_AMPLITUDE = (00000) EW_AMPLITUDE = (11111), (Parabola = 1/3) EW_AMPLITUDE = (00000) EW_AMPLITUDE = (11111) VPAR = VPAR (EW_AMPLITUDE)= (00000) / VPAR (EW_AMPLITUDE)= (11111) EW_TILT = (10000), EW_SHAPE = (1111), EW_LOW = 0, EW_AMPLITUDE = (10000) Register H_WIDTH = (000000) (min. picture width) Register H_WIDTH = (111111) (max. picture width) Value is ratio between upper and lower parabola value. TILT= VPARUP / VPARLOW H_WIDTH = (000000), EW_SHAPE = (1111),EW_LOW = 0, EW_AMPLITUDE = (10000) Register EW_TILT = (11111) Register EW_TILT = (00000) R = VDEF / VPAR H_WIDTH = (000000), EW_TILT = (10000), EW_LOW = 0, EW_AMPLITUDE = (00000) Register EW_SHAPE = (0000) Register EW_SHAPE = (1111) (no parabola deformation), V_AMPLITUDE = (1111111) 0.63 0.21 0.41 2.4 0.75 0.27 0.48 0 3 0.87 0.33 0.56 3.5 VPP VPP VPP VPP -2.5 to +3 -0.5 to +2 mA V
2.4 3.65
2.65 3.8
2.9 3.95
V V
1.83 0.55
0.07 0
Figure 1
Slicing level for H-flyback (~0.75V) OBR Horizontal oversize blanking Test condition : THFLY = 12s THFLY
2145-03.EPS
Figure 2
190 lines
Horizontal flyback pulse OBL
VSAW Vertical Sawtooth
TF
TR
2145-04.EPS
All values valid without breathing function (Pin BREATH connected to VCC)
10/17
2145-07.TBL
STV2145
Figure 3
S-Correction Sawtooth S_CORRECTION = 1111 Original Sawtooth (SCOMIN)
VSAW VFUP VDC
VFLOW S_CORRECTION = 0000 Max. Corrected Sawtooth (SCOMAX) Fix Points Approximative Line Number 72
2145-05.EPS
VSAW TFMID Points of Max. Deviation 127 167 207 262
Figure 4
Figure 5
VBRIDGE (~13V) RSENS SENSP Vertival YOKE
VSAWB VMID
2145-06.EPS
VSAW Vertical Sawtooth
SENSM
16
15
R0
R0
Transconduc tance Amplifier
14
VREF (2 - 3V) FROUT CSTAB Vertical Power Amplifier
Figure 6
2 x R0 2 x R0
VCC 1k
12
CSTAB = 1 to 10nF to guarantee stability (oscillation)
EWIN
5k 100nF
2145-08.EPS
Figure 7
Parabola Outside of Fix Points
13
EWOUT
V SENS = VFUP VPAR
Error Amplifier
STV2145
Test circuit : all measurement values are related to this test circuit, measured at Pin EWIN. All East-West values below are depending on the following settings : V_AMPLITUDE = (1111111) and no breathing (Pin BREATH at VCC).
VSENS = 0 (see Note 5)
VSENS = VFLOW
VDC
(Line 167 for 50Hz) Amplitude defined for the Fix points VF UP and VFLOW (definition see : vertical ramp generator). Note : valid for all following definitions of parabola amplitude : between EW_AMPLITUDE = mon. and max. there is a linear progression in the amplitude VPAR.
11/17
2145-09.EPS
2145-07.EPS
V MID VSAW
STV2145
STV2145
Figure 8
Parabola Outside of Fix Points
Figure 9
Ideal parabola (EW_SHAPE = min) Deformed parabola (EW_SHAPE = max)
VDEF
VPARUP VPARLOW
VPAR
2145-10.EPS
70
167
264
VDC
70
167
264
Figure 10
VSENS VBRIDGE (~10V) SENSM RSENS = 100 SENSP RLOAD = 1k
16
15
R0
R0
Transconductance Amplifier
14
VREF (2 - 3V) FROUT CSTAB = 5nF Standard Operational Amplifier
2 x R0 VMID VSAW
2 x R0
2145-12.EPS
STV2145
12/17
2145-11.EPS
Approximative Line Number :
Approximative Line Number :
STV2145
INPUTS/OUTPUTS PIN CONFIGURATION Figure 11
SCL/SDA Pins 1/2 10k VZ 6V Acknowledge and/or Data (only for SDA) VZ 6V
Figure 12
VCC
Figure 13
VCC 20pF
VRET 3
VREF = 3V
2145-14.EPS
300 REG 4
Figure 14
2145-15.EPS
20pF VZ 11V
VCC VCC 5
Figure 15
VCC
LPF 6
2145-16.EPS 2145-17.EPS
Figure 16
VCC
Figure 17
VCC
CVERT 7
2145-18.EPS
BREATH 9
2145-19.EPS
DAC_TEST : 0V = Normal VCC = Test
13/17
2145-13.EPS
Pull-down and Protection Transistor
STV2145
INPUTS/OUTPUTS PIN CONFIGURATION (continued) Figure 18
VCC VCC VCC 10k HFLY 10 50k Internal H_FLYBACK
Figure 19
VCC
Figure 20
VCC 2k EWIN 12
2145-21.EPS 2145-22.EPS
OBLK 11
Figure 21
Figure 22
VCC
VCC
200
1.6k
FROUT 14
EWOUT 13
2145-23.EPS 2145-24.EPS
14/17
2145-20.EPS
STV2145
INPUTS/OUTPUTS PIN CONFIGURATION (continued) Figure 23
20pF VZ 11V VCC
VCC SENSP 15
5k
Resistor Bridge
2145-25.EPS
Figure 24
Differential Stage for the Transconductance Amplifier VCC 5k SENSM 16 Resistor Bridge
2145-26.EPS
15/17
16/17
1
INVCC
+24V C9 1000F 35V +
3 2
STV2145
C57 22pF FLYBACK C23 100F +
4
GND
TDA8172
TYPICAL APPLICATION
5
OUT
+12V R1 330 V.YOKE R19 1 C5 R20 2.2 1000F +12V C31 1.5nF R31 100
1 6
R2 10 3W C10 220nF D2 1N4148 D4 1N4148 R26 10k +
+ C4 1000F 25V +24V
7
R12 1.5
D1 1N4004 OUT.VCC IN+
R18 330 SCL SENSP 15
2 3
R28 100 R36 3.3k C46 3.3nF E/W MODULATOR R43 1k T6 TIP122 R47 39k
SCL C36 10nF C39 10nF SDA VRET FROUT 14 VCC EWOUT 13
4 5
SENSM 16
R17 330
SDA
R30 470
VOUT
C34 100pF R40 10k REG VCC EWIN 12 C37 1nF R45 8.2k
+24V
VCC
+9V
C20 47F
T5 + BC547
C44 220nF
STV2145
R50 1.5k
6
R41 3.3k VCC OBLK
LPF
OBLK 11
R52 4.7k R57 22k
7
C48 4.7nF CVERT VCC
8
HFLY 10 LFB
C56 220nF GROUND
9
C51 33nF BREATH R55 ???
D8 1N4148
R56 270k R54 680k
R46 ??? BCL
C54 1nF
2145-27.EPS
STV2145
PACKAGE MECHANICAL DATA 16 PINS - PLASTIC PACKAGE
Dimensions a1 B b b1 D E e e3 F I L Z
Min. 0.51 0.77
Millimeters Typ.
Max. 1.65
Min. 0.020 0.030
Inches Typ.
Max. 0.065
0.5 0.25 20 8.5 2.54 17.78 7.1 5.1 3.3 1.27
0.020 0.010 0.787 0.335 0.100 0.700 0.280 0.201 0.130 0.050
DIP16.TBL
Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No licence is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without noti ce. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics. (c) 1996 SGS-THOMSON Microelectronics - All Rights Reserved Purchase of I2C Components of SGS-THOMSON Microelectronics, conveys a license under the Philips I2C Patent. Rights to use these components in a I2C system, is granted provided that the system confo rms to the I2C Standard Specifications as defined by Philips. SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.
17/17
PM-DIP16.EPS


▲Up To Search▲   

 
Price & Availability of STV2145

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X